I'm seeking an expert in ASIC synthesis utilizing the Fusion Compiler tool. The primary objective of this project is to optimize the performance of a custom logic digital design written in Verilog. Key Responsibilities: - Conduct synthesis of a custom logic design for optimizing performance... (Budget: ₹750 - ₹1250 INR, Jobs: ASIC, Electronics, Engineering, Verilog / VHDL, Very-large-scale integration (VLSI))
Project ID:
3409292
Project category:
ASIC, Electronics, Engineering, Verilog / VHDL, Very Large Scale Integration (VLSI)
